## REGISTRY OF PATENTS SINGAPORE

rec'd	1 2 MAR 2004
WIPO	Pat

This is to certify that the annexed is a true copy of the following international application as filed with the Registry as the receiving Office and of any corrections thereto.

Date of Filing

28 MAR 2003

Application Number

PCT/SG03/00086 [withdrawn]

Applicant(s) /

PHILIPS ELECTRONICS SINGAPORE PTE

Proprietor(s) of Patent

LTD; KONINKLIJKE PHILIPS ELECTRONICS N.V.

Title of Invention

ELECTRONICALLY CONTROLLABLE RF


**SWITCH** 

## PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN COMPLIANCE WITH RULE 17.1(a) OR (b)

Sandra Lynn Merinda (Ms) Assistant Registrar for REGISTRAR OF PATENTS SINGAPORE

14 Jan 2004





REQUEST

#### Original (for SUBMISSION) - printed on 28.03.2003 10:16:04 AM

<del></del>	For receiving Office use only		
0-1	International Application No.	P(CT.SG 0 3 / 0 0 0 8 6	
0-2	International Filing Date	28 MAR 2003 (>8~>>つ>つ>)	
0-3	Name of receiving Office and "PCT International Application"	REGISTRY OF PATENTS (SINGAPORE) PCT INTERNATIONAL APPLICATION	
0-4	Form - PCT/RO/101 PCT Request	F	
0-4-1	Prepared using	PCT-EASY Version 2.92 (updated 01.01.2003)	
0-5	Petition		
)	The undersigned requests that the present international application be processed according to the Patent Cooperation Treaty		
0-6	Receiving Office (specified by the applicant)	Intellectual Property Office of Singapore (RO/SG)	
0-7	Applicant's or agent's file reference	PDE030087WOP	
i I	Title of invention	ELECTRONICALLY CONTROLLABLE RF SWITCH	
11	Applicant		
11-1	This person is:	applicant only	
II-2	Applicant for	SG	
11-4	Name	PHILIPS ELECTRONICS SINGAPORE PTE LTD	
11-5	Address:	Attn. Mr J. C. De Visser	
		620A Lorong 1 Toa Payoh	
		TP2-2nd Floor	
		319762 Singapore	
•		Singapore	
II- <del>6</del>	State of nationality	SG	
,7	State of residence	SG	
11-8	Telephone No.	+65 7995021	
11-9	Facsimile No.	+65 7995022	
111-1	Applicant and/or inventor		
III-1-1	This person is:	applicant only	
111-1-2	Applicant for	all designated States	
111-1-4	Name	KONINKLEJKE PHILIPS ELECTRONICS N.V.	
III-1-5	Address:	Groenewoudseweg 1	
		NL-5621 BA Eindhoven	
	1	Netherlands	
III-1-6	State of nationality	NL	
111-1-7	Cinta of market	NL	

## Original (for SUBMISSION) - printed on 28.03.2003 10:16:04 AM

$\overline{\mathbf{v}}$	Designation of States	
V-1	Regional Patent (other kinds of protection or treatment, if any, are specified between parentheses after the designation(s) concerned)	EP: AT BE CH&LI CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE and any other State which is a Contracting State of the European Patent Convention and of the PCT (except BG CZ EE HU SI SK TR)
V-2	National Patent (other kinds of protection or treatment, if any, are specified between parentheses after the designation(s) concerned)	SG
V-5	Precautionary Designation Statement In addition to the designations made under items V-1, V-2 and V-3, the applicant also makes under Rule 4.9(b) all designations which would be permitted under the PCT except any designation(s) of the State(s) indicated under item V-6 below. The applicant declares that those additional designations are subject to confirmation and that any designation which is not confirmed before the expiration of 15 months from the priority date is to be regarded as withdrawn by the applicant	
V-6	at the expiration of that time limit.  Exclusion(s) from precautionary	NONE
Vi	designations Priority claim	MONTE
VII-1	International Searching Authority Chosen	NONE European Patent Office (EPO) (ISA/EP)
VIII	Declarations	Number of declarations
VIII-1	Declaration as to the identity of the inventor	- Administrations
VIII-2	Declaration as to the applicant's entitlement, as at the international filing date, to apply for and be granted a patent	
VIII-3	Declaration as to the applicant's entitlement, as at the international filing date, to claim the priority of the earlier application	
VIII-4	Declaration of inventorship (only for the purposes of the designation of the United States of America)	
17111 6		
VIII-5	Declaration as to non-prejudicial disclosures or exceptions to lack of novelty	
IX	disclosures or exceptions to lack of novelty  Check list	
IX IX-1	disclosures or exceptions to lack of novelty  Check list  Request (including declaration sheets)	
IX IX-1 IX-2	disclosures or exceptions to lack of novelty  Check list	number of sheets electronic file(s) attached
IX IX-1	disclosures or exceptions to lack of novelty  Check list  Request (including declaration sheets)	number of sheets electronic file(s) attached  -
IX IX-1 IX-2	disclosures or exceptions to lack of novelty  Check list  Request (including declaration sheets)  Description	number of sheets electronic file(s) attached  7
IX IX-1 IX-2 IX-3	disclosures or exceptions to lack of novelty  Check list  Request (including declaration sheets)  Description  Claims	number of sheets electronic file(s) attached  7

#### PCT REQUEST

#### Original (for SUBMISSION) - printed on 28.03.2003 10:16:04 AM

PDE030087WOP

	Accompanying items	paper document(s) attached	electronic file(s) attached
IX-8	Fee calculation sheet	<b>✓</b>	_
IX-17	PCT-EASY diskette		Diskette
IX-19	Figure of the drawings which should accompany the abstract	2	
IX-20	Language of filing of the international application	English	
X-1	Signature of applicant, agent or common representative	1600	
X-1-1	Name	KONINKLIJKE PHILIPS	FI.ECTRONICS N
X-1-2	Name of signatory	Georg Volmer	ELECTRONICS N.V.

#### FOR RECEIVING OFFICE USE ONLY

10-1	Date of actual receipt of the purported international application	28	MAR 2003	(28-03-03)	
10-2	Drawings:	†			
10-2-1	Received	İ			
10-2-2	Not received				<b>~</b>
10-3	Corrected date of actual receipt due to later but timely received papers or drawings completing the purported international application				
10-4	Date of timely receipt of the required corrections under PCT Article 11(2)		<del></del>	<u> </u>	
10-5	International Searching Authority	ISA/EP			······································
10-6	Transmittal of search copy delayed until search fee is paid				

#### FOR INTERNATIONAL BUREAU USE ONLY

11-1	Date of receipt of the record copy by	<del></del>
	the International Bureau	

10

15

20

25

#### Electronically controllable RF switch

The invention relates to electrical circuits, more particularly to a Radio Frequency (RF) switch circuit and to a receiver circuit for receiving a radio frequency signal.

A receiver circuit serves to receive a RF signal. The RF signal can contain either an analogue or a digital signal. The receiver circuit converts the received RF signal to an Intermediate Frequency (IF) signal, and then to a baseband signal. In the case where the received RF signal contains a digital signal, the output is a digital signal, e. g. an MPEG-2 transport stream. In the case where the RF signal contains an analogue signal, the output is an analogue baseband signal, e. g. an NTSC signal.

A switch circuit serves to connect and disconnect electrical signal paths. For example, several signal sources can be connected to one signal input by a switch circuit. The switch circuit allows to select one of the signal sources and connect it to the signal input.

Especially for RF applications a switch circuit needs to fulfill certain requirements. One of the requirements would be a low insertion loss (IL) in the forward path. Another would be the isolation performance between not-selected signal sources and the signal input as well as between signal sources.

It is known that commercially available cable Set-Top-Boxes (STB) make use of two or more signal sources, such as for cable and terrestrial TV-signals. In these devices, switching between the two signal sources is achieved by means of electro-mechanical assemblies which require an electric current to magnetize a coil, which then makes or breaks contact between two contact pins, thereby performing the function of a mechanical switch. Such electro-mechanical assemblies are bulky and require relatively high current and high voltage to control.

US-A-5,274,343 discloses a radio frequency circuit for a radar system, connecting several RF signal sources to a single input port of a frequency multiplier circuit. The circuit works as an RF switch circuit with cascading first and second switches, interconnected by a propagation net work. First and second switches are SPDT (single pole double throw) integrated FET switches, each comprising one common port and two branch ports. In each of the first switches, one branch port is connected to a termination impedance and the other is connected via a propagation network to a branch port of one of the second

switches. The common ports of the second switches are connected to an input port via a network.

It is the object of the present invention to provide a switching circuit and a receiver circuit for electronically switching between at least two signal sources, which circuits are simple in structure and provide good isolation performance.

5

10

15

20

25

30

This object is achieved by a switch circuit according to claim 1 and by a receiver circuit according to claim 9. Dependent claims refer to preferred embodiments.

According to the invention, a switch circuit is provided with at least two input terminals and one output terminal. For RF signals applied to the two input terminals, signal paths are selectively provided to the output terminal. This is achieved by cascading first and second switches.

The first switches comprise a first and a second port. The switches are electronically switchable such that in a first state the first and second ports are connected, whereas in a second state the first and second ports are disconnected. This leads to a high insertion loss in the disconnected state (e.g. more than 40 dB typically) and low insertion loss (e.g. less than 3 dB, typically about 1 dB) in the connected state.

In a preferred embodiment the first switches are implemented using PIN diodes. It is preferred to use two anti-parallel PIN diodes in series connection between first and second ports, and a driver terminal connected between the PIN diodes. Also it is preferred for the first switches to be comprised of discrete electronic parts.

According to the invention, there is provided as the second stage of the switch cascade a second switch including two branch ports and a common port. The second switch functions as a single-pole-multi-throw (SPMT) switch, selectively connecting one of the branch ports to the common port. It is preferred to use a switch with only two branch ports, hence a single-pole-double-throw (SPDT) switch. According to a preferred embodiment of the invention, an integrated circuit SPDT or SPMT switch is used for the second switch, e.g. an integrated circuit using FET switches.

According to the invention, in the switch circuit each input terminal is connected to one of the branch ports of the second switch via one of the first switches. Thus, the signal paths are completely electronically switchable. Part count for this circuit is low. In terms of isolation performance, high values can be achieved because of the cascaded structure. E.g. if each switching stage provides minimum 35 dB isolation in a relevant

10

15

20

25

. 30

frequency range such as from 50 to 500 MHz, the total isolation performance will be a minimum of 70 dB.

According to a preferred embodiment of the invention, a control circuit is provided for the first switches. The control circuit preferably comprises at least two driver circuits, one to provide a control signal and to drive one of the first switches therewith, and the other to provide an inverted control signal and drive another of the first switches therewith. This allows to control both switches with only one control signal, provided at a control terminal. It is preferred for the control circuit to be comprised of discrete electronic parts.

According to a further development of the invention, both first and second switches are controlled simultaneously. Preferably, the above described control circuit is also connected to the second switch, controlling it synchronously to the first switches. This allows for a compact switch circuit already including other circuitry for both switches.

According to a preferred embodiment of the invention, an I2C transceiver is connected to the control circuit. The I2C bus is a simple means of communication and control, for which inexpensive highly integrated components are available.

According to another aspect of the invention, a receiver circuit for receiving a radio frequency signal is provided comprising a switch circuit as described above connected to the input of a tuner circuit. The switch circuit serves to select one out of at least two RF signal sources to connect to the tuner input terminal. For example, the two signal sources could be a terrestrial TV antenna and a cable TV network. The tuner preferably comprises wide band circuitry, able to process the complete frequency range of both signal sources. Due to the excellent isolation performance of the switch circuit, the two signal sources are well isolated from each other. Thus, one tuner can be used for signals from two different sources, electronically switching between the two.

In the following, a preferred embodiment of the invention will be described with reference to the figures. These are:

Fig. 1 a schematic representation of a receiver set connected to a terrestrial TV antenna and a cable TV network;

Fig. 2 a schematic circuit diagram of an RF switch circuit used in Fig. 1;

Fig. 3 a schematic circuit diagram of a first switch used in Fig. 2;

Fig. 4 a schematic circuit diagram of a second switch used in Fig. 2;

10

15

20

25

30

Fig. 5 a schematic circuit diagram of a driver circuit used in Fig. 2.

Shown in Fig. 1, there is a receiver set 11 comprising a TV device 14 and a Set-Top-Box 21. It should be noted that receiver set 11 serves here as an example only. TV device 14 can be any visual display, e. g. in the form of a LCD-, Plasma- or Cathode Ray display. Also, receiver set 11 can be a computer system where there is a TV card installed instead of Set-Top-Box 21 and there is a computer monitor instead of TV device 14. Also as a further alternative, the functions of Set-Top-Box 21 can be integrated in a TV device.

Set-Top-Box 21 comprises a receiver module 15 for receiving High Frequency (HF) signals and converting them to baseband signals.

In the example of Fig. 1, receiver module 15 and Set-Top-Box 21 are hybrid digital/analogue TV devices, i. e. they can receive HF signals containing both analogue and digital signals.

Receiver module 15 comprises a tuner 12. The tuner first translates an RF signal received at its input into an Intermediate Frequency (IF) signal. Further circuiting (not shown) then demodulates the IF signal to output an analogue video signal (Composite Video Baseband Signal) and a TV audio signal. The same tuner 12 may also contain additional circuits such as IF amplifiers, SAW filters, VSB/QAM demodulator, etc., which is capable of demodulating both terrestrial and cable Digital TV signal and outputing an MPEG-2 Transport Stream.

In the arrangement of Fig. 1 there are two high frequency TV signal sources: a terrestrial TV antenna 16 and a TV cable network 18. The antenna 16 is connected to a first input port 20 of receiver set 11. The TV cable network 18 is connected to a second input port 22 of receiver set 11. In Set-Top-Box 21 of receiver set 11 the receiver module 15 is arranged in a way such that HF inputs 20, 22 of receiver set 11 are indeed input ports of receiver module 15. Receiver module 15 comprises a switch circuit 10 connected to input ports 20, 22. An output port 24 of switch circuit 10 is connected to the input of tuner 12. Switch 10 serves to connect either the signal from antenna 16 or the signal from cable network 18 to the tuner 12. Switch circuit 10 can be electronically controlled by tuner 12 via a control interface port 26.

The two RF signal sources 16, 18 need to be electrically isolated one from the other. The electrical isolation required is demanded by regulations, such as the FCC part

10

15

20

25 .

30

15.115 and 15.117. Here, an isolation performance of 80 dB between 54 and 216 MHz, 60 dB between 216 and 550 MHz and 55 dB between 550 and 806 MHz are specified.

It should be noted that the arrangement of switch circuit 10 and tuner 12 shown in Fig. 1 in a symbolic representation to illustrate the function of the switch circuit 10. In real applications, switch circuit 10 and tuner 12 are preferably part of the same device, such as the receiver module 15.

It should be noted that tuner 12 is known per se to the skilled person and therefore is not shown and explained here in detail. Tuner circuit 12 receives a HF signal at terminal 24. Fig. 2 shows a schematic of receiver module 15 with switch circuit 10 and tuner 12.

Switch circuit 10 comprises two single-pole-single-throw (SPST) switches 28, 30, one single-pole-double-throw (SPDT) switch 32, a control circuit 34 and a drive voltage input 26.

An I2C transceiver circuit 36 is implemented in the tuner 12. I2C transceiver 36 provides a voltage to voltage input 26 to control the switch circuit 10. Transceiver 36 receives commands via an I2C bus and controls switch 10 accordingly, switching between a first state, where a signal path is established from first input terminal 20 to output terminal 24 and a second state where a signal path is provided from second input terminal 22 to output terminal 24.

I2C transceiver 36 provides a voltage signal RFSW, which is fed into control circuit 34. Control circuit 34 is a complementary driver circuit producing an in-phase voltage V<sub>SW</sub> to drive second SPST switch 30 and an inverted voltage V<sub>SW</sub> to drive first SPST switch 28. Control circuit 34 further provides a driver for switch signal PESW to drive the SPDT switch 32.

Control circuit 34 receives at a control terminal 38 voltage RFSW as a switch signal. Voltage RFSW can be either Hi, e.g. 5 V, or Lo, e.g. 0 V.

First and second SPST switches 28, 30 are of the same structure. They each comprise two switching elements, driven by voltages  $V_{SW}$  and  $\underline{V}_{SW}$ , respectively, at a driver terminal. If the signal applied to the driver terminal is Hi, the two switching elements are switched on, so that first and second ports 44, 46 are connected. If the signal applied is Lo, then the switching elements are off, disconnecting first and second ports 44, 46.

SPDT switch 32 comprises two branch ports 48, 50, a common port 52 and a control port 54. The two common ports 48, 50 are each connected to a second port of a

10

15

20

25

30

corresponding one of the SPST switches 28, 30. The common port 52 is connected to output terminal 24 of switch circuit 10.

SPDT switch 32 selectively connects one of the branch ports 48, 50 to common port 52, depending on a driver signal at driver port 54. If the driver signal is Hi, first branch port 48 is connected to common port 52. If the driver signal is Lo, second branch port 50 is connected to common port 52.

Control circuit 10 operates in the following way: According to a signal on its I2C input port, transceiver 36 provides a switching signal RFSW either Hi or Lo to control circuit 10.

If RFSW is Hi, this corresponds to a first state where first SPST 28 is on, connecting first input port 20 to first branch port 48 of SPDT switch 32. At the same time, SPDT switch 32 is controlled by signal PESW set to Hi to connect first branch port 48 to common port 52, such that a signal path is provided between first input terminal 20 and output terminal 24 of switch 10. This signal path has low insertion loss. At the same time, second SPST switch 30 is off and also second branch port 50 of SPDT switch 32 is unconnected. Thus, there is high insulation between input terminal 20, 22 and between second input terminal 22 and output terminal 24.

If transceiver 36 receives the opposite I2C command, it controls switch 10 to switch to a second state, where the situation is reversed. RFSW is Lo, V<sub>SW</sub> is Lo, first SPST switch 28 is off, V<sub>SW</sub> is Hi, second SPST switch 30 is on, PESW is Lo, SPDT switch 32 connects second branch port 50 to common port 52, whereas first branch port 48 is unconnected. This leads to a signal path with low insertion loss between second input terminal 22 and output terminal 24, while the input terminals 20, 22 are well insulated one from the other and also first input terminal 20 is well insulated from output terminal 24.

In Fig. 3, there is shown a circuit diagram of SPST switch 28. Both SPST switches 28, 30 are of identical structure. They are implemented using discrete electronic parts. PIN diodes D1, D2 serve as switching elements. For example, the PIN diodes of the types HVC142 family available from Hitachi or parts with similar PIN diode characteristics, such as low switched-on capacitance, can be used. The diodes D1, D2 are connected in antiparallel fashion in series connection between input port 44 and output port 46. At each port 44, 46, there is provided a voltage divider between supply voltage (5 V) and ground, establishing a fixed DC potential. Between the diode D1, D2, a driver terminal 56 is connected where voltage V<sub>SW</sub> is applied. If V<sub>SW</sub> is Hi (e.g. 5 V), both diodes D1, D2 become forward biased, so that a signal path with low insertion loss is provided between input port 44

15

20

25

30

and output port 46. If V<sub>SW</sub> is Lo (e.g. 0 V), on the other hand, diodes D1, D2 are reversed biased, so that a high insulation of about 40 dB is achieved between input port 44 and output port 46.

In Fig. 4, there is shown an implementation of SPDT switch 32 of Fig. 2.

5 SPDT switch 32 is implemented using an integrated circuit RF SPDT switch 58. This is preferably a

MOSFET switch. For example, a PE4230 available from Peregrine Semiconductor Corp., can be used. This integrated circuit features high RF isolation (38 dB at 1,0 GHz) and low insertion loss (0,44 dB at 1,0 GHz) and makes use of low voltage CMOS logic control.

Fig. 5 shows a schematic of the control circuit 34. Control circuit 34 is implemented using discrete electronic parts. From the switch signal RFSW an in phase voltage signal  $V_{SW}$  generated by a first driver circuit 40, and an inverted voltage signal  $\underline{V}_{SW}$  is generated by a second driver circuit 42. A resistive divider network 41 is used to obtain voltage PESW from  $V_{SW}$ . Driver circuits 40, 42 are implemented by bipolar transistors T1, T2 of type BC 8 57 BW and BC 847 BW connected in a complementary circuit.

When RFSW is applied to the base of the complementary transistor pair 40, 42, a in-phase voltage  $V_{SW}$  is obtained from driver transistor 40 and an inverted voltage  $V_{SW}$  is obtained from driver transistor 42. PESW is an adaptation of the in-phase voltage  $V_{SW}$  to obtain a correct switching voltage for the SPDT switch 32.

As shown in Fig 1, switch circuit 10 is integrated in receiver module 15, which can be the receiver module of a Set-Top-Box 21, a PC-TV-card or an integrated receiver module of a TV set. Output port 24 of switch circuit 10 is connected to the input port of tuner 12. The two input terminals 20, 22 of switch circuit 10 are connected to RF signal sources as shown in Fig. 1.

According to control signals received via I2C bus, transceiver 36 integrated in tuner 12 controls switch 10 to selectively either connect the first signal source (e. g. terrestrial antenna 16 of Fig. 1) or the second signal source (e. g. cable TV signal 18 of Fig. 1) to the RF input of tuner 12.

Tuner 12 receives the selected RF signal and converts it to a IF signal. Tuner 12 is a hybrid module capable of receiving both analogue and digital terrestrial as well as cable signals. Depending on whether the received RF signal contains a digital or analogue TV signal, the IF signal generated is either demodulated to output a baseband analogue signal or is processed to output a digital baseband signal in the form of an MPEG-2 transport stream.

#### CLAIMS:

5

10

15

- 1. A switch circuit (10) comprising:
- at least two input terminals (20, 22) and one output terminal (24),
- first switches (28, 30), each comprising a first and second port (44, 46), said first switches (28, 30) being electronically switchable between a first state, where there is a high insertion loss between the first and second ports (44, 46), and a second state, where there is a low insertion loss between the first and second ports (44, 46), where each of the input terminals (20, 22) is connected to a first port (44) of one of said first switches (28, 30),
- and a second switch (32) with at least two branch ports (48, 50) and a common port (52), said second switch (32) electronically switchable between different states, where in each state the insertion loss between one branch port (48, 50) and the common port (52) is low, while the insertion loss between the common port (52) and the other branch port (48, 50) is high,
- where each of the branch ports (48, 50) is connected to a second port (46) of one of said first switches (28, 30).
- 2. Circuit according to claim 1, where the first switches (28, 30) are implemented using PIN diodes (D1, D2).
- 3. Circuit according to claim 2, where
- first switches (28, 30) are implemented using two anti-parallel PIN-diodes (D1, D2) in series connection between first and second ports (44, 46),
  - and a driver terminal (56) is connected between the diodes (D1, D2).
- 4. Circuit according to one of the above claims, where the first switches (28, 30)
  are comprised of discrete electronic parts.
  - 5. Circuit according to one of the above claims, where the second switch (32) is an integrated circuit.


- 6. Circuit according to one of the above claims, where a control circuit (34) is provided to synchronously control first and second switches (28, 30, 32).
- 7. Circuit according to one of the above claims, where
- 5 a control circuit (34) is provided comprising a control terminal (38) and at least two driver circuits (40, 42),
  - where a first driver circuit (40) provides an in-phase voltage signal (V<sub>SW</sub>) to drive one of the first switches (30), and
- where the second driver circuit (42) provides an inverted voltage signal (V<sub>SW</sub>) to drive
   another of the first switches (28).
  - 8. Circuit according to one of claim 6 or 7, where the control circuit (34) is connected to an I2C transceiver (36).
- 15 9. A receiver circuit for receiving a radio frequency signal, comprising
  - at least two radio frequency input terminals,
  - a tuner circuit (12) for receiving radio frequency signals at an input, and for generating baseband signals,
- and a switch circuit (10) according to one of the preceding claims, where the input terminals (20, 22) are connected to the radio frequency inputs and the output terminal (24) is connected to the input of the tuner (12).


ABSTRACT:


5

An RF switch circuit 10 and a turner 12 comprising an RF switch circuit are described. The switch circuit comprises at least two input terminals and one output terminal. The input terminals are connected to different RF signal sources, e. g. a terrestrial TV antenna 16 and a TV cable network 18. The circuit comprises first SPST switches 28, 30, each connected to one of the input terminals and a second, SPDT switch 32 connected to the first SPST switches. The switch circuit achieves high isolation performance between the input terminals 20, 22.












Fig. 5

5v\_sw

42

T1

T2

40

Vsw

41

RFSW

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

#### IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.